

### Next Generation KGD Memory Test Achieved Wafer Level Speed Beyond 3GHz/6Gbps

Aug. 30 – Sep. 1, <u>2021</u>



Byeongseon Ko SK hynix, Engineering Director Alan Liao (Speaker) FormFactor, Director Probe BU Product Marketing

# Agenda

### Is Known Good Die/Stack Test Needed?

- Advanced packaging complexity trend
- KGDS Tester Insertion in HBM manufacturing flow
- KGDS test requirements challenge probe card design
  - DRAM speed spec drives KGDS test speed requirement
- Probe Card solution for KGD test
  - Probe card solution case study: KGS HBM2 and KGD LPDDR4
- Electrical Performance Validation
  - Probe card design simulation & measurement vs. production test result
- Feature Development Direction and Acknowledgement
  - Conclusion, feature development and acknowledgement

## Why DRAM KGDS Test Needed in Advanced Packaging?


#### Advanced Packaging Complexity Trend:


- From simple SoC + HBM to multiple SoC + multiple HBM
- HBM DRAM stack increased
- Package size growing

#### Advanced Packaging Revenue Growth in CAGR 6.6% (2014~2025)

- More chips in the package  $\rightarrow$  high value \$
- Advanced Packaging offers more features and computing power than individual IC package result into market growth
- DRAM KGDS Test Help Reduce Risk and Cost on Advanced Packaging/HBM
  Wafer Te
  - Higher complexity  $\rightarrow$  lower yield
  - Higher complexity  $\rightarrow$  higher packaging cost
  - Earlier defect detection help save package cost

https://www.swtest.org/swtw\_library/2020proc/pdf/00p m SWTest Untethered Keynote Slessor FormFactor.pdf





#### Advanced packaging market share evolution 2014-2025

(Source: Status of Advanced Packaging Industry 2020, Yale Développement, 2020)



Byeongseon & Alan

SWTest | Aug. 30 - Sep. 1, 2021

NYOLE




### **HBM and DRAM Data Rate Spec Drives KGD Test Requirement**

- HBM Application Expands to Broader Market
  - From Graphic to Server, AI, Automotive, HPC
- HBM to HBM3 Performance Enhancement
  - Faster data rate speed
  - Higher memory bandwidth
  - Wider temperature range

#### • KGD Test Requirements, PC Challenges

- Probe Card speed requirement from 1.6GHz to >3GHz
- Temperature range from -40~125C to -40~150C
- Test efficiency to meet high volume production

	DDR4	LPDDR4(X)	GDDR6	HBM2	HBM2E (JEDEC)	HBM3 (TBD)
Data rate	3200Mbps	3200Mbps (up to 4266 Mbps)	14Gbps (up to 16Gb ps)	2.4Gbps	2.8Gbps	>3.2Gbps (TBD)
Pin count	x4/x8/x16	x16/ch (2ch per die)	x16/x32	x1024	x1024	x1024
Bandwidth	5.4GB/s	12.8(17)GB/s	56GB/s	307GB/s	358GB/s	>500GB/s
Density (per package)	2 I 4(ab/8(ab		8Gb/16Gb	4GB/8GB	8GB/16GB	8GB/16GB/ 24GB (TBD)




Source: SK Hynix Presentation "An In-depth Study of High Bandwidth Memory"

Byeongseon & Alan


### Probe Card Solutions Case Study: KDS HBM2 and KGD LPDDR4

### KGS HBM2 Probe Card


- Max 64DUTs, 18TD, T11.2P (-40~150°C)
- Target Speed 3.2GHz
- Advantest T5503 HS2 H7-010508



- KGD LPDDR4 Probe Card
  - Max 128DUTs, 45TD, T11.2P (-40~150°C)
  - Target Speed 3.2GHz



Both Probe Card Solution Achieve Highest DUT Parallelism and Speed Requirement (>3GHz), T11.2P Offers Wide Temperature Range



## **KGD LPDDR4 Probe Card SHMOO Result**

			LK VS. TAL	6Inv)X3X8X	2									
			: 1.020V	0111V /A3A6A	6									
		S. Second												
			2.450NS		2.550NS	2.600NS		2.700NS		2.800NS				
speed		v	v	v	v	v	v	v	v	v P-co		Ideal UI	UI	4
ibps]	[ps]	**		*******	++		++	++	++	+ [	# ]	[ps]	[ps]	
.000				PPPPPPPPPPP							36	250.0	180	72
1.040				PPPPPPPPPPP							34	247.5	170	68
.082				.PPPPPPPP							34	245.0	170	69
.124				. PPPPPPPPP							33	242.5	165	68
.167				PPPPPPP							33	240.0	165	68
.211				PPPPPP							31	237.5	155	65
.255				PPPPP							31	235.0	155	66
.301	465			PPPPP	рррррррррр	PPPPPPPPP	PPPPPP				31	232.5	155	66
.348	460			PPPP	РРРРРРРРР	ререререре	PPPPP				29	230.0	145	63
.396											30	227.5	150	65
.444				PP							29	225.0	145	64
.494	445			PI	рррррррррр	ререререре	PPPPPPP				28	222.5	140	62
.545	448				ререререре	PPPPPPPPP	PPPPPP.P				27	220.0	135	61
.598	435				ррррррррр	PPPPPPPPPP	PPPPPPP				26	217.5	130	5
.651	430				PPPPPPPP		PPPPPPPP.				26	215.0	130	6
.786											26	212.5	130	6
762											24	210.0	120	5
819	415				DODDDD	DDDDDDDDDD	DDDDDDDDD				25	287.5	125	6
878											24	205.0	120	5
938											24	202.5	120	5
.000											22	202.5	110	5
.063											23	197.5	115	5
128											-			
120											22	195.0	110	5
263											22	192.5	110	5
											20	190.0	100	5
333											22	187.5	110	5
405											20	185.0	100	5
479											18	182.5	90	4
556											17	180.0	85	-4
634											18	177.5	98	5
714											16	175.0	88	- 4
797											16	172.5	80	4
882											14	170.0	70	4
970											14	167.5	78	4
061	330					P	PPPPPPPPPP	PPP			14	165.0	78	4
154	325										0	162.5	0	1
250	320										0	160.0	0	
349	315										0	157.5	0	
452	310										0	155.0	0	
557	305										0	152.5	0	
.667	300										0	150.0	8	i
		++		++		++	++		++	+			10	
		A	A.	^	*	^	A	A	^	~				
		2.400NS	2.450NS	a coour	2.550NS	2.600NS		2.700NS	2.750NS	2.800NS				

- SHMOO Plot from Tester on TCK vs. TAC Pin at 105°C Test
  - LPDDR4 KGD test target spec 4.266Gbps (~2.2GHz)
  - Maximum test speed run up to 6.061Gbps (~3.0GHz)
  - Test pattern total # of transition >1632 times
  - Test pattern considered ISI (inter symbol interference)
- Conclusion:
  - From 2GHz speed to 3 GHz speed test all patterns passed enough timing margin
  - From 2GHz to 3 GHz, probe card degradation within 25ps only. Exceeds expectation.
  - FFI K32 probe card proven works beyond 3GHz speed test

## **KGD LPDDR4 Probe Card D-Eye SHMOO Result**

D-Eye (VRE\_OUT vs. TAC) SHMOO Data Rate 4.266Gbps and 6Gbps


ens 1.75ens 1.88ens 1.85ens 1.96ens 1.95ens 2.00ens 2.10ens	1.700NS 1.750NS 1.800NS 1.850NS 1.900NS 1.950NS 2.000NS 2.050NS 2.100NS
V V V V V V V V V first last window center	V V V V V V V V V V first last window cent
-++ [ps] [ps] [ps] [ps]	+++ [ps] [ps] [ps] [ps]
	300
	295
	298
	285
	288
	275 · · · · · · · · · · · · · · · · · · ·
••••••••••••••••••••••••••••••••••••••	270
	265 ····· e e e
	269
	255 e e e e 259
	245
	240
	235
	230
	225
	220
	215
	210
	205
	200
	195 2.12 2.185 78 2.1
	190 2.115 2.19 80 2.1
	185 2.11 2.195 90 2.1
	188 2.11 2.19 85 2.
	175 2.11 2.19 85 2.
	I75     PPPPPPPPPPP     2.11     2.19     85     2.       179     Eye-Height:     PPPPPpPPPPPP     2.115     2.19     80     2.1       165     PPPPPpPPPPPPPP     2.115     2.185     75     2.       160     PPPPpppPPPPPPPP     2.12     2.185     65     2.
	165
PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	160
B0000000000000000000000000000000000000	150 2.12 2.175 60 2.1
Eye-Height:	155
	140
	135
	130 2,135 2,17 40 2,1
	125
	120 2.135 2.165 35 2.
	115 2.14 2.16 25 2.
1.004 1.004	110 2.145 2.155 15 2.
	105
	100
	95
	98 e e e
	85 ····· e e e
	88
	75 ····· · · · · · · · · · · · · · · · ·
PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP	70
	60
PPPPPPPPPPP 1.86 1.91 55 1.885 2	55
	58
	45
	48
	35
	38
	25
	28
	15
	18
	5
***************************************	+++++++++++++++

• At 3GHz data rate, eye-height achieve ~40% good margin for KGD test

Byeongseon & Alan

DUEVE TURE WELL TO


## LPDDR4 Probe Card D-Eye SHMOO Conclusion



- FFI simulation considered tester and probe card signal degradation
- Simulation considers ideal case (no crosstalk noise and power/GND noise)
- Simulation shows 43% eye height, confirmed by SHMOO plot and test floor data, performance reach 90~95% to the simulation result.
- Both simulation and actual test result show FFI K32 probe card capable for >3GHz test speed, correlate between design simulation and test result




## Further Improve Probe Card Speed Performance Beyond 4GHz Specification



M1: PCB design with Advanced Design Rule M2: PCB design with HFTAP K32 Design Rule

- FFI PCB Design Measurement Result Show There is Path for Probe Card Support >5GHz KGDS Test Requirement
  - Multiple signal channel PCB only simulation
  - With advanced design rule (for HFTAP K40 and K50 product)
  - Existing tester configuration
  - With PCB high speed material and manufacturing rule
  - 3dB bandwidth improve by 1.9GHz



## **Future KGDS Probe Card Development Direction**

# • Satisfy for Higher Speed Test Requirements

- K32 (3.2GHz) has released to HVM
- K40 (4.0GHz) in customer evaluation
- Probe Card architecture proven for >5.0GHz speed
- >4.0GHz development pending ATE roadmap
- Increase Test Efficiency by Raising Maximum # of DUT on Probe Card
  - K16 (1.6GHz) has a solution for x2 signal sharing by x2 TTRE technology to double the parallelism
  - Co-working with tester companies for higher density channels for x256 DUT at 3.2GHz ~ 4.0GHz solutions

FFI Product Platform	FFI HFTAP Product Class	Clock (MHz)	Data Rate (Mbps)									
Thatform	Troduct class		(Mbps)									
		8000	16000									
		7000	14000									
		6400	12800					GL	DR6			
		5600	11200		G	DDR5x						
Matrix	K40	4267	8533									
WIGUIX	R40	3733		GDD	R5 🛰						_	
Matrix	К32	3200								LPDDR		BM3
		2800			G	PDDR4x						
Matrix	K22	2134 1867				DDR4X						
Matrix	K16	1600	3733	LPDDR4								D
Matrix	K12	1339								HBM2e		
Matrix		1067	2133	DDR4								
	K10	933	1866,			HB	M2					
Matuix DU	K8	800	1600									
Matrix, PH	NO	667	1333	DDR3								
Matrix, PH	K5	534	1067									
HVM	Customer Eval	R&D: Per	nding ATE	2015	20	16 20	017	2018	2019	2020	2021	

# **Key Take Aways and Acknowledgments**

#### • KGDS Test Demand Increase as Advanced Packaging (HBM) Chip demand Increases Dramatically

- AP IC revenue continues growing since 2014 forecast at 6.6% CAGR
- As more IC integrate to AP and size & signal channel scale, AP become more complex which leads to a low yield and high-cost combination.
- KGDS test is one way to improve final yield and reduce packaging cost by eliminating bad components at early packaging stages

### KGDS Test Requirements Continue to Challenge Probe Card Technology

- KGDS test speed requirement continues to increase (from 800MHz to 3.2GHz)
- As AP IC demand increases, KGDS test solution requires better test efficiency to reduce cost and support higher volume
- FFI HFTAP probe card technology has validated on production test passed 3.0GHz speed and achieved max 128 DUT. Performance and measurement data show promising result on Probe Card support higher speed and parallelism

### Acknowledgment

- Mr. Byeongseon Ko (SK hynix): worked with FFI provided production test data
- Mr. MJ Lee (FFI): provided materials for this presentation
- Mr. Jim Tseng (FFI): provided simulation & measurement data for this presentation