00011111000

SiP/SoC Series

High-performance SiP/SoC Pyramid Probe® Card

> Overview

FormFactor's high-performance SiP/SoC Pyramid Probe cards reduce your cost of ownership through enhanced throughput, reduced maintenance and increased yields — enabled by large multi-DUT probe surfaces, permanent probe alignment, superior electrical performance and long life. Designed for both bond-pad and flip-chip bump applications, the SiP/SoC Pyramid Probe allows at-speed testing of large-scale ICs at die sort. Low inductance power, ground contacts and controlled impedance signal lines provide electrical performance exceeding most IC packages. At-speed die sort reduces scrap and allows shipment of Known-Good Die (KGD).



> Features / Benefits

 Consistent low contact resistance and low-inductance probe tips ensure accurate and repeatable high-speed digital and analog measurements
 Patented ground and power planes with bypass capacitors provide resonance-free stable power supplies directly to the multi-DUT
 MicroScrub® technology provides consistent low contact resistance and inductance on a variety of pad materials and flip-chip bumps
High-density photolithographically-placed contact probe tips are stable over lifetime of product
 Low maintenance and permanent probe tip placement improve test cell uptime, reducing the cost of ownership compared to other probing technologies
Lower maintenance overhead with less cleaning and no need for probe tip alignment
• FormFactor's industry-leading Pyramid Plus™ manufacturing process delivers higher performance, plus unique features that lower your cost of test

> Mechanical Specifications

Minimum pitch	50 μm
Staggered pitch	36 μm/72 μm
Dimensional stability for lifetime	10 μm for single temperature
Probe tip size Al, Cu (nominal)	12 μm
Probe tip size Low K/PoAA (nominal)	18 µm
Probe tip size Au, solder balls (nominal)	25 μm
Probe tip material	Non-oxidizing nickel alloy
Temperature range	-50°C to 125°C
Pad and bump materials	Al, Cu, Au, all types of solder balls
Spring rate	1.67 g/mil
Edge sense	Optional

> Electrical

Leakage	1nA/V
Contact resistance	0.1 to 0.2 Ω (Al pads), 0.005 to 0.010 Ω (Au pads)
Maximum current / tip	1 A (Au pads), 200 mA (Al pads, Cu pads and solder balls)
Maximum power 50 Ω microstrip	+33 dBm CW, +36 dBm pulsed
Maximum power 50 Ω Co-Planar Waveguide (CPW)	+33 dBm CW, +39 dBm pulsed

➤ Power Supply Performance

Power trace impedance	10 Ω
Inductance to first capacitor	0.2 nH
Maximum current std power trace	1A
Maximum current per power supply	10 A

➤ Signal Trace Performance

Standard	
Signal line impedance	50Ω nominal
Ground inductance (typical)	0.04 nH
Return loss (S11) to coax	>10 dB @ specified bandwidth
Input reflection	±80 mrho @ 50 Ω
Optional	
Range of trace impedances	2 Ω to 120 Ω ±20%
Differential impedance	$50~\Omega$, $100~\Omega$ and $200~\Omega$

2



SiP/SoC Series

> Signal Trace Length Matching

Typical signal	No match
Optimized signal (custom layout)	±1.5 ps (3 ps window)

> Series Path Resistance (SPR)

	P100	P300	P400	P500	P800
DC resistance	1Ω	1Ω	1.6 Ω	2.5 Ω	2.5 Ω
Microstrip	1.2 Ω	1.2 Ω	2 Ω	3 Ω	3 Ω
CPW	0.8 Ω	0.8 Ω	1Ω	1.2 Ω	1.2 Ω

> Component on Membrane

Package type	SMT
Sizes	01005, 0201, 0402, 0603, 0805

> Components Defined Within Membrane

Inductors	0.3 nH to1 nH (±0.3 nH)
Inductors	1 nH to 10 nH (±30 %)
Trimmed inductors	0.3 nH to 10 nH (±0.1 nH)
Capacitors	20 fF to 2 pF (±20 %)

> Pyramid Core Options

	P100	P300	P400	P500	P800
I/O capacity	108	264	408	520	804
XY area (mm)	4.1 × 4.1	4.1 × 4.1	9.6 x 9.6	24 x 24	38 x 11
Components on core	32	32	40	100	120

> Pyramid Core Options

	— Transmission line -			———— Frame (Core Bandwidth and	d Rise Time ———	
Membrane	PCB	Connector	P100	P300	P400	P500	P800
Microstrip	Microstrip	Pogo pad	2 GHz 200 ps	2 GHz 200 ps	2 GHz 200 ps	2 GHz 200 ps	2 GHz 200 ps
Microstrip	Microstrip	PCB coaxial	7 GHz 50 ps	7 GHz 50 ps	7 GHz 50 ps	7 GHz 50 ps	7 GHz 50 ps
Microstrip	Coax	KorV	20 GHz 22 ps	20 GHz 22 ps	20 GHz 22 ps	15 GHz 25 ps	20 GHz 22 ps
CPW	Coax	KorV	20 GHz 15 ps	20 GHz 15 ps	20 GHz 17 ps	20 GHz 22 ps	20 GHz 17 ps





> Pyramid Core Name Correlation

Previous frame core name	RFC	SRF	MSI	LSI	VLSR
Current frame core name	P100	P300	P400	P500	P800

ightarrow 50 Ω Signal Trace Options


Microstrip	Coplanar Waveguide (CPW)
Standard option	Optional
Higher routing density/Smaller trace width	Lower routing density/Wider trace width (GSG)
Best choice for isolation	Higher power/Lower path resistance







> Emulating Lead Inductance

Some circuits require proper inductive loading
Effects cannot be calibrated out easily
Embed inductance on all interface pins into probe card
Do not calibrate past lead inductance structures



➤ Multi-DUT Testing (Cell Phone Processor)





4

> Impedance Matching

Not all devices operate at 50 $\boldsymbol{\Omega}$


Matching to real impedance is needed for many tests

Incorporate into probe card

Many techniques: Lumped element

Quarter wave transmission line

Combination




> Isolation/Crosstalk

Port-to-port coupling must be less than the DUT

Contain the fields within closed structures when possible

Separate ports as best as possible

Consider pad layout for isolation and test setup validation



Example: Multi-position RF switch


> Core Layout 2x4 Array

12 x 24 mm area

55 µm pad size

800 signals





© Copyright 2018 FormFactor, Inc. All rights reserved. FormFactor and the FormFactor logo are trademarks of FormFactor, Inc. All tother trademarks are the property of their respective owners.

All information is subject to change without notice.

PyramidSiPSoC-DS-0418

Corporate Headquarters

7005 Southfront Road Livermore, CA 94551 Phone: 925-290-4000 www.formfactor.com

