

SW Test Workshop Semiconductor Wafer Test Workshop

Verification of HBM through Direct Probing on MicroBumps



Marc Loranger FormFactor Sung Wook Moon SK hynix

June 5-8, 2016

Outline

- HBM market
- HBM test flow
- Device structure overview
- Key test challenges addressed
 - Signal delivery and simulation results
 - Direct on MicroBump probing results
- Summary

Marc Loranger SW Moon

High Bandwidth Memory (HBM)

Market requirement

- Increase data bandwidth well above current GDDR5 technology
- Decrease power per GB/s of bandwidth
- Smaller size
 - Improve power distribution
 - Signal transmission
- Long term roadmaps
 - Expand into server applications and high performance computing when reliability is proven

Marc Loranger SW Moon

High Bandwidth Memory (HBM) Stacked Memory on Logic Architecture - 2, 4 to 8 die stacked on a Logic Die TSVs are typically employed to stack the memories – HBM stack is then mounted on a 2.5D interposer with a processing element

• 1st key application is high performance graphics

SW Moon





HBM 2 Direct Probe on Micro Bumps Requirement

 A
 B
 A
 B
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 C
 D
 D
 C
 D
 D
 D

0

 \bigcirc

Array size

6022µm x 2832µm

All 8 device channels

2.133 Gb/s Functional test of the stack

Test requirement

55µm Pitch



annels A-D • Chamini K-H • Direct Access • Reserved • VDDC • VDDQ • VPP • VSS

176

1030

- HBM Array Structure
 - Total TSV Micro Bumps: 3990
 - 55µm Micro Bump Pitch
 - Total IO Micro Bumps: 1728
 - Direct access micro bumps
 - Total Power Supplies: 3 1056
 - Total ground Micro Bumps:

Marc Loranger SW Moon

PWR

0

PWR

Direct

SW Test Workshop - June 5-8, 2016

6

HBM MicroBump Test Challenges

Electrical

- Number of signals
 - 8 Channel device with ~220 1GHz signals per channel
 - Objective is to test all channels at full application test rate of 2Gbps

Key issues to address

- Signal fidelity from ATE to DUT
- Signal fidelity of DUT generated signal at the ATE input
- Cross talk due to small pitch of MicroBumps and contactor space transformer design

Mechanical

Probe impact on the MicroBumps due to at temperature testing with long test times

Marc Loranger SW Moon

Simulation Test Cell Overview

- Contactor is FormFactor Apollo MF-40
 - ~4000 springs
 - 55µm spring pitch–HBM bump pitch
- ATE configuration
 - UltraFLEX KGS High Speed Memory Stack tester
- Device handler

Space Transformer Probe Head

MF-40 Probe Tips at 40µm Pitch

PCB Stiffener

UltraFLEX KGS PCB

 Testing can be done pre singulation of the Stack on a prober or post singulation using a die level handler

Marc Loranger SW Moon

Signal Fidelity Simulations

Conditions

- 90pS ATE driver rise time (1V swing 20% to 80%)
- 1.2V swing used
- Driver pre-emphasis enabled to optimize signal performance at the DUT

Model description

- 3 adjacent signals in the space transformer were extracted using Cadence Sigrity SI tool from the space transformer design files
- Selected longest space transformer signals from the MicroBumps to the PCB
 - Worst case signal path and cross talk environment
- PCB model used known correlated models for high speed design

Simulations

- Clock with cross talk to signals on both sides of the clock
- Eye diagram

Marc Loranger SW Moon





ATE driver to DUT PRBS 9 – Eye diagram



sor.Width)	sor.Height)	RiseTime)	r.FallTime)	
465.0 p	978.0 m	130.6 p	131.1 p	

Single Signals on Center trace

Eye Diagram with induced cross talk Signals on Center trace displayed PRBS – 9 signal on 2 adjacent traces 90 degrees out of phase

Marc Loranger SW Moon



DUT generated signal at the ATE input

• Key issue

 Original concern was that the HBM drivers would not be able to drive the transmission line to the tester

• Models

- SK hynix IBIS models of the HBM2 drivers were used in the simulation model
- DUT Voh = 1.2V
- 4 of the device selectable drive strengths were simulated to determine which would be most viable from a signal fidelity perspective
 - 6mA, 9mA, 12mA and 15mA

Marc Loranger SW Moon

IBIS Drive Strength Overview Eye diagrams observed at probe card ATE connection



Optimum drive strength is either 9mA or 12mA

SW Test Workshop - June 5-8, 2016

12mA used for the subsequent simulations

Marc Loranger SW Moon

0

14

DUT 12mA IBIS driver to ATE PRBS 9 – Eye diagram



		<u>, 1 1</u>	
No	ΔT		hen
INU			iuau

time, nsec						
te(Height)	ute(Width)	RiseTime)	(FallTime)			
676.0 m	450.0 p	157.3 p	174.3 p			

SW Test Workshop - June 5-8, 2016

Marc Loranger SW Moon

15

DUT 12mA IBIS driver to ATE Clock and Cross talk



Single Signals on Center trace

Induced cross talk signal on Center trace with clock on 2 adjacent traces

Cross talk on victims ~150mV (m2-m1 and M14-m13)

Marc Loranger SW Moon

MicroBump Probing

- **Challenges Assembly Yield Impact** •
 - MicroBump damage due to probing on the MicroBumps
 - MicroBump damage due to at temperature testing
 - MicroBump damage from long duration test at temp

Evaluations

- MicroBump "coining" vs. Over travel vs. temperature vs. Test time



Marc Loranger SW Moon

MF40 Flat tip scrub mark vs. Over Travel on MicroBumps



• 25°C short duration

MicroBump Measured diameter 33.5μm

Marc Loranger SW Moon

MicroBump Damage Experiment matrix and results

	Room Temp			90°C		
Over Travel	0.1 Min	10 Min	60 Min	0.1 Min	10 Min	60 Min
60µm	6.4µm	12.4µm	15.1µm	14.6µm	23.5µm	24.1µm
80µm	8.4µm	13.1µm	15.8µm	13.5µm	23.2µm	25.2µm

Increasing temperature will increase amount of "coining"

 50mA of DC current flow does not affect the size of the "coining" on the top of the MicroBump

Marc Loranger SW Moon



Direct on MicroBump Probing Summary

Electrical Test – Signals paths

 Simulation models of the DUT and of the Space Transformer show testing can be done at the device specified operating rate of 2Gb/s on the full 8 channels of the HBM Stack

MicroBump Probing

 Using fine pitch FormFactor MF-40 probes at the 55µm HBM bump pitch shows increasing MicroBump coining when probing at 90°C for > 10 min

Future work

Evaluation of MicroBump probing on singulated stacks

Marc Loranger SW Moon

We thank the following for providing support to the development of this material Kelvin Ching Clarence Gapay Uyen Nguyen Doug Ondricek Todd Swart

Marc Loranger SW Moon