## IIEEE SW Test Workshop Semiconductor Wafer Test Workshop

#### NNOVATION PUT TO THE TEST

# SPANSION SION FORMFACTOR

"Pay it Forward", is it worth it? Alan Romriell (Spansion) & Amy Leong (FormFactor) San Diego, CA USA June 4<sup>th</sup> 2007

## Agenda

- Wafer Test Cost Crisis
- Opportunities for Test Innovation
- Case Study
  - Proposed Test Flow Repartitioning
  - Assumptions
  - Scenario 1: Reduce Package Cost
  - Scenario 2: Reduce Test Cost
  - Scenario 3: Improve Product Yield
  - Case Study Summary
- Conclusions

### Wafer Test Cost Crisis Dangerous trend in device ASP and test cost

Average Price & Wafer Test Cost per Mb (\$)



\*Source: Gartner & FFI Marketing

SWTW 2007 - 3 - Spansion and FormFactor

#### Wafer Test Cost Crisis Cost challenges lead to industry consolidation

2004	2007	2010
1 SPANSION	SPANSION"	SPANSION
	(intel)	SAMSUNG
3 57.	<u> </u>	[(nte) 57.] ?
(4) SHARP	SAMSUNG	?
5 RENESAS	Renesas	
6 TOSHIBA		
(7) SAMSUNG		
8		
*Source: Gartner & FFI Marketing SWTW 2007 - 4 - Spansion and FormFactor		

## Wafer Test Cost Crisis

CHINESE CHARACTERS FOR "CRISIS"



SWTW 2007 - 5 - Spansion and FormFactor

## **Opportunities for Test Innovation**



SWTW 2007 - 6 - Spansion and FormFactor

#### Case Study Proposed Test Flow Repartitioning

#### Typical Test Flow



## Case Study Probe Card Products

#### Wafer Level BI

#### At speed Test



FFI UPStream Probe Card



FFI High Frequency Probe Card (HFTAP)

SWTW 2007 - 8 - Spansion and FormFactor

### Case Study Assumptions

Die/200mm Wafer Eqv: 800 dpw
Typical Devices: 70nm 512Mb DDR2, 90nm 256Mb NOR
Run Rate: 100,000 wspm (200mm eqv.)
Typical 300mm fab maximum capacity: ~40-45k WSPM
Yield Assumptions:
95% Wafer Test Yield
95% Package Yield
98% Final Test Yield

## Scenario 1: Reduce Package Cost

#### Scenario 1: WLBI eliminates more non-repairable dies Save package cost for the non-repairable dies

#### Scenario 1: Reduce Package Cost Wafer Test Opportunity to Reduce Packaging Cost



SWTW 2007 - 11 - Spansion and FormFactor

#### Scenario 1: Reduce Package Cost Trade-off Questions

## Question: But I have to spend more \$ on wafer test Capex and probe card. How does it compare to the package cost saving?

Answer is ...

SWTW 2007 - 12 - Spansion and FormFactor

#### Scenario 1: Reduce Package Cost Packaging Cost Saving vs. Increased Wafer Test Investment



SWTW 2007 - 13 - Spansion and FormFactor

#### Scenario 2: Reduce WLBI Test Cost Introduce High Temp BI at Wafer Level

#### Case 2: Add High temperature WLBI to reduce BI cost

- Reduce package BI time
- Detect more early life failures
- Earlier and more data for feedback to Fab

#### Scenario 2: Reduce WLBI Test Cost BI Test Cost Reduction

Decreased total test cost
41% with WLSBI @ 125°C
64% with WLSBI @ 140°C
Increased yield
2% yield increase after package BI
Reduced package BI time
BI time cut in half with 140°C



#### Scenario 2: Reduce WLBI Test Cost Trade-off Questions

## Question: Can the probe card work reliably at high temperature in production environment?

Answer is ...

SWTW 2007 - 16 - Spansion and FormFactor

#### Scenario 2: Reduce WLBI Test Cost High Temperature BI Probe Card

- WLBI probe card needs to be optimized for
  - High temperature
  - High parallelism
  - Low pad damage



MicroSpring<sup>™</sup> optimized for tight pitch at high temperature



FFI proprietary thermally optimized system for stable planarity at high temperature

Selection of high temperature electronic component

SWTW 2007 - 17 - Spansion and FormFactor

#### Scenario 3: Improve Product Yield Migrate Partial Final Test to Wafer Level

#### Scenario 3: Moving some final test to wafer

Detect and repair more dies to improve product yield
Higher probing temperature to replicate final test conditions
At speed test to validate device performance

#### Scenario 3: Improve Product Yield Trade-off Questions

Question: High speed testers are very expensive. How much yield gain do I need to make it worthwhile?

Answer is ...

SWTW 2007 - 19 - Spansion and FormFactor

#### Scenario 3: Improve Product Yield Yield Gain vs. Increased Wafer Test Investment



#### Scenario 3: Improve Product Yield Trade-off Questions

#### Question: Will high frequency sort work in high parallelism? Where are the limits?

Answer is ...

SWTW 2007 - 21 - Spansion and FormFactor

#### Scenario 3: Improve Product Yield Trade-off Questions

Question: Will high frequency sort work in high parallelism? Where are the limits?

Answer ....

Simulations look promising

FFI has proven expertise on high frequency probing

-Demonstrated x2 TRE @ 100MHz (SWTW Paper 2004)

-Demonstrated up to 500MHz for non TRE

So there is only one way to find out whether it works: Try it!

The benefits are there, go for them!

#### Case Study Summary Economics Benefits

Annual Product Cost Benefit by Test Flow Optimization



SWTW 2007 - 23 - Spansion and FormFactor

### Case Study Summary Economics Benefits for MCP



Picture of Multi-chip-package (MCP)

- Economic benefits for MCP will be even bigger!
- 1% yield delta for single chip = 5% yield delta for 5-die MCP



MCP Yield Curve vs. Single Die Yield

SWTW 2007 - 24 - Spansion and FormFactor

### Conclusions

- Memory device market price pressure calls for test innovation to reduce product cost
- Migrating test upstream can provide earlier feedback for improved yield and down-stream manufacturing cost savings for the non-repairable device on wafer
- The incremental increase in wafer test spending can be easily justified if >1% yield difference is realized
- The benefits are there, go for them!