

## Can testers and probe cards keep up with speed requirements for image sensors?



**ADVANTEST** 

FormFactor Inc.

**Advantest Corporation.** 

Larry Levy Nobuhiro Kawamata Akira Hamajima



The MIPI alliance has been defining standards for serial interfaces.

D-PHY, which was ratified 1.5 years ago supports 1Gbps per lane. The M-PHY specification, whose 1.0 version is about to be ratified, supports about 1.25Gbps/1.5Gbps and has options to support 2.5Gbps/3Gbps and 5Gbps/6Gbps per lane.

Per Cosmic Circuits, one of the most successful usage of the DPHY has been in the Camera to Application Processor (CSI) and Application processor to Display (DSI) pipes. D-PHY is a source synchronous system requiring transmission of a clock along with the data. As the bandwidth requirement increases, multiple D-PHY lanes would be required which increases the system cost. This problem has been addressed by the MIPI alliance through the M-PHY. The M-PHY has been defined as an asynchronous system with the clock embedded in the data stream itself. A 3Gbps M-PHY sub-link requires only 2 signals (1 Data lane) while an equivalent D-PHY system would have required 4 times the number of signals (3 Data lanes + 1 Clock lane) resulting in lower power and cost for data transmission... The M-PHY further defines higher data rates scaling to 6Gbps for future applications.

We have recently received inquiries for high parallelism probe cards capable of supporting 1.5 Gbps speeds. Working in conjunction with Advantest we have actually been able to achieve speeds of 2.5Gbps.

This presentation will discuss the challenges and solutions of meeting the increasingly greater need for speed from the perspective of a tester and probe card supplier.



June 8-11, 2014

## Contents

- High speed driver
- Terms/ Definitions
- Standards
- Requirements
- Tester interconnection and Loss
- Probe card interconnection and Loss of 1.3Gbps/3Gbps designs
  - Probe Head
  - Probe card board
- Follow on works June 8-11, 2014



## **High Speed Drivers**

#### Nokia Lumia Icon 20 MP camera



#### LG G2 12 MP camera



#### Samsung Galaxy 4S 16 MP camera



Samsung has put everything it knows about HDTV on brilliant display with the 5.1-inch Full HD Super AMOLED® screen on the Galaxy S5. Movies come to life as they were meant to be seen

Capture Stunning Video່ in 1080p HD

The large 5.2" Full HD 1080p IPS display offers the superior clarity of 423-pixel-per-inch resolution to deliver extraordinary graphics and sharp text, all with the beauty of true-to-life colors. 16:9 high-definition



June 8-11, 2014

# More Data Drives Need for Higher Speed

- Display resolution increasing for video and still
  1080P
  - In July 2008, the ATSC standards were amended to include <u>H.264/MPEG-4 AVC</u> compression and 1080p at 50, 59.94 and 60 frames per second (1080p50 and1080p60). Source: wikipedia
- More Megapixels in cameras
- Need to take multiple pictures to get one good high resolution picture



## **Terms/ Definitions**

# • Frame rate: Number of still images that make up one second's worth of video or animation

- Frames per second "<u>fps</u>", is a measure of frame rate
- The higher the frames per second value, the smoother the video (or animation) will appear
  - 30fps or faster is typical for smooth video, while 15fps or lower will have noticeable flicker or choppiness.
- Bit rate: Number of bits processed/sec
  - 1 Gbit/s (one gigabit or one billion bits per second) = 1,000,000,000 bit/s rate
- D PHY MIPI Alliance Standard for interface
- M PHY- MIPI Alliance Standard for interface



## **MIPI Alliance Standards**

#### Overview of D-PHY and M-PHY

Min. number of pins per direction		4	2
Minimum configuration		4 pins	4 pins
		half-duplex	dual-simplex
Minimal UniPRO configurat	ion	8 pins	4 pins
Medium		< 30 cm PCB, flex,	< 30 cm PCB, flex,
		micro coax	micro coax,
			> 5 m optical
Data rate per lane	HS	> 80 Mb/s	~ 1.25 , 2.5 , 5 Gb/s
		(Practical limit <1Gb/s)	~ 1.5 , 3 , 6 Gb/s
	LP	< 10 Mb/s	10k-600Mb/s
Electrical signaling	HS	SLVS-200	SLVS-120
	LP	LVCMOS1.2V	SLVS-200 w/o RX-R <sub>T</sub>
HS Clocking method		DDR Source-Sync Clk	Custom Clk
HS Line coding		None or 8b9b	8b10b
Power – Energy/bit		Low	Lower
Receiver CDR required		No	Yes
Suited for repeater or optical		No	Yes
LP only PHY's		Disallowed	Allowed

#### D-PHY version 1.2 just released at 2Gbps

MIPI Alliance web site June 8-11, 2014



## **Mobile Camera Interface**




Figure 5 - Conceptual Implementation of CSI-2

source: Arasan Chip Systems, Inc.



June 8-11, 2014

## Video Camera RAW Bandwidth

	iPhone 4/5	Galaxy S4	RED Epix-X <sup>1</sup>
Camera Image Size Px	1920x1080	3264 x 2448	5120x2700
Mpixel	2.1	8.0	13.8
Gbps @30fps	1.51	5.76	9.95
Gbps @60fps	3.0 (n/a)	11.5 (n/a)	19.9
Gbps @120fps	6.0 (n/a)	23 (n/a)	38.8

CSI-2 D-PHY 4 Lanes

CSI-3 M-PHY 4 Lanes

unsupported

source: Arasan Chip Systems, Inc.

1 – Professional camera \$20K+



**IEEE Workshop** 

June 8-11, 2014

#### **Display RAW Bandwidth**

	iPhone 4/5	iPad 3 / 4	Galaxy S4	4K tablet <sup>1</sup>	8K tablet <sup>2</sup>
Display Size Px	960x640	2048x153 6	1920x108 0	3840x256 0	7680x432 0
PPI	326	264	441	230	~700
Mpixel	0.6	3.1	2.1	9.8	~32
Gbps @30fps	0.44	2.27	1.49	7.08	23.89
Gbps @60fps	0.89	4.53	2.99	14.16	48
Gbps @120fps	1.77	9.06	5.97	28	95
Gbps @240fps	3.54	18.2	12	57	191
DSI D-PHY 4 Lanes June 8-11, 201 DSI-2 M-PHY 4 Lanes unsupported					

10

## **Need for Speed**

# Are you convinced that we need higher speed?




IEEE Workshop

June 8-11, 2014

11

## **Systematic Approach Required**








June 8-11, 2014



#### **Interconnection Loss Specification in D-PHY**

- Data rate <=1.5Gbps, loss requirement is less than -2db
- Data rate >1.5Gbps, loss requirement is less than -3.75db




 Goals: Tester side -1.75db, Probe Card -2db, Total -3.75db loss with 50 Ohm impedance
\* fh = Data Rate/2

June 8-11, 2014



# Tester Interconnection and Probe Card Goals

#### -3.75db budget allocates -1.75db to tester, -2db to Probe Card






## Tester Interconnection loss--Action and Results


- HIFIX Cable: Apply Wide Band Width Cable & Connector
- <u>Performance Board</u>: Apply design rule for high speed transmission line
- Frog Unit: Improve characteristic over 6Gbps (-0.25db)


2048ch Frog Unit (characteristic (S21))



### **Probe Card Loss---** Phase 1 Action and Results

- <u>Design Method PH:</u> LGA between the DUT, MIPI differential pair trace length shortened
- **Design Rule All: HFTAP high speed transmission line design rule** •






	800Mbps Design	1.2Gbps Design
Parallelism	20	64
Probe Head	-1.12 to -0.72 (dB)	-0.67 to -0.49 (dB)
PCB	-3.4dB	-2.3dB
Total Probe Card Loss	<u>-4db</u>	<u>-3db</u>
June 8-11, 2014	IEEE Workshop	16


# Probe card loss ---Phase 2 Action and measurement plan

- <u>Design Method PH</u>: More LGA between the DUT, MIPI differential pair trace
- PCB: Trace improvement for differential pair, and back drilling
- Design Rule All: New HFTAP high speed transmission line design rule




## **Measurement Method and Points**

 Measurement: Open ended rise time measurement by TDR 20-80%, 10 measurement points




## **Probe Card Loss Phase 2 Result S21**


• Well correlated "Probe head only and PCB" and "Total Probe card" loss (Except U36 measurement error)



## **Probe Card Loss Phase 2 Result S21**

• Loss improved 0.6 to 1.1db







Loss

1.2Gbos design

-2.84dB to -2.95dB (Except U36)

**3Gbps Design** 







## Target 2dB -1.72 to 2.32dB (Except U36)

June 8-11, 2014

## **Probe Card Loss Phase 2 Result TDR**

**Reduced impedance tolerance, less reflection**  $\mathbf{O}$ 






#### 1.2Gbps Design

**3Gbps Design** 

Pogo  $:29.0\Omega \sim 35.3\Omega$ Line  $:45.8\Omega \sim 48.8\Omega$ PCB-PH :  $47.4\Omega \sim 50.3\Omega$  (MIN)  $50.5\Omega \sim 53.5\Omega (MAX)$ 



Pogo	: $45.2\Omega \sim 49.4\Omega$
Line	: $52.4\Omega \sim 54.9\Omega$
PCB-PH	: $45.9 \sim 51.9\Omega$ (MIN)

June 8-11, 2014

IEEE WORKSNOP

U57

PCB-PH

## **Probe Card Loss Phase 2 Results**

### Summary

Loss @ F=1.5Ghz	Typical Design Rules (ie <u>&lt;</u> 1.2Gbps)	3Gbps Design Rules
Parallelism	64	64
Total Probe Card S21 Loss	-3db*	1.72 to 2.32dB
3Gbps S21 Loss Goal	-2db	
Judgment	Fail*	Acceptable with minor adjustments
Total Probe Card Impedance @ Tr100ps		Pogo: 45.2 to 49.4Ω PCB: 45.9 to 51.9Ω
3Gbps S21 Loss Goal	47-53Ω	
Judgment	Fail*	Acceptable

\*Prevailing design rules found not to be sufficient to achieve higher speeds



## **Follow On Works**

- Light source keep-out area on PCB reduction by developing LED light source
- Advanced Probe Card Material and design rule implementation



June 8-11, 2014